{"id":13418,"date":"2025-11-24T16:49:51","date_gmt":"2025-11-24T16:49:51","guid":{"rendered":"https:\/\/kick-start.us\/?post_type=job_listing&#038;p=13418"},"modified":"2025-11-24T16:49:51","modified_gmt":"2025-11-24T16:49:51","slug":"indiana-united-states-398-senior-layout-designer","status":"publish","type":"job_listing","link":"https:\/\/kick-start.us\/es\/vaga\/indiana-united-states-398-senior-layout-designer\/","title":{"rendered":"Senior Layout Designer"},"content":{"rendered":"<p>Descripci\u00f3n completa del puesto<br \/>Job Title: Senior Layout Designer<\/p>\n<p>Location:\u00a0Austin, TX (On-site, 5 days a week)<br \/>Job Type:\u00a0Full-time, Permanent<br \/>Work Authorization:\u00a0H1B Sponsorship Available<br \/>Compensation:\u00a0USD 180000 &#8211; 200000<br \/>Schedule:\u00a0Standard day shift (on-site only)<br \/>Experience Level:\u00a0Senior (10 plus years required)<\/p>\n<p>About the Role<\/p>\n<p>We are seeking a highly experienced Senior Analog Mixed Signal Layout Engineer to join a world-class design team working on next-generation high-performance ADC, DAC, SerDes, and advanced mixed-signal solutions. This role directly impacts cutting-edge silicon development across advanced CMOS, FinFET, and GAA process nodes.<\/p>\n<p>This is an on-site position in Austin, Texas. Candidates must demonstrate strong job stability and a proven track record in high-speed analog layout design.<\/p>\n<p>Key Responsibilities<\/p>\n<p>Own the physical layout design of high-performance ADC, DAC, SerDes, and analog\/mixed-signal circuits across 2nm to 16nm technology nodes.<br \/>Plan and implement layouts for high-speed, low-noise analog blocks, ensuring signal integrity, device matching, symmetry, and optimal parasitics.<br \/>Collaborate closely with circuit design teams to meet aggressive PPA targets while following DFM best practices.<br \/>Perform layout design, verification, and integration using Cadence Virtuoso and Synopsys tools.<br \/>Drive floorplanning and analog block partitioning, including power grid design, guard ring placement, and substrate isolation.<br \/>Work with foundry and CAD teams to optimize mixed-signal design flows for FinFET and GAA technologies.<br \/>Conduct LVS, DRC, ERC, and PEX reviews and close verification loops.<br \/>Support top-level integration and tape-out, ensuring all layout data meets signoff requirements.<br \/>Provide mentorship and help define layout methodologies, automation improvements, and best practices.<br \/>Minimum Qualifications<\/p>\n<p>10 plus years of industry experience in analog\/mixed-signal layout for advanced nodes (2nm to 16nm; TSMC preferred).<br \/>Proven experience designing layouts for high-speed ADC, DAC, and SerDes circuits.<br \/>Strong knowledge of matching, shielding, EM constraints, timing, and high-speed layout techniques.<br \/>Hands-on experience with Cadence Virtuoso (Layout, XL), PVS, Quantus, and the complete schematic-to-layout flow.<br \/>Experience with FinFET and\/or Gate-All-Around process technologies.<br \/>In-depth knowledge of analog layout structures including differential pairs, current mirrors, resistors, capacitors, guard rings, bias networks, and ESD structures.<br \/>Prior leadership in tape-out processes, design documentation, and cross-functional coordination.<br \/>Masters degree in Electrical Engineering, Computer Engineering, or related field.<br \/>Strong job stability with consistent, long-term employment history.<br \/>Preferred Qualifications<\/p>\n<p>Experience with Mentor Siemens Calibre for verification.<br \/>Scripting skills in SKILL, Python, or Tcl for layout automation.<br \/>Exposure to floorplanning and top-level integration for complex mixed-signal SoCs.<br \/>Understanding of SI, IR drop, electromigration, and thermal effects in high-speed designs.<br \/>Why Join Us<\/p>\n<p>Work on industry-leading high-speed data and optical communication silicon.<br \/>Hands-on experience with the most advanced TSMC process technologies including FinFET and GAA.<br \/>Contribute across the entire silicon lifecycle from floorplanning to tape-out.<br \/>Competitive compensation and meaningful equity package.<br \/>Full medical and dental benefits.<br \/>A fast-paced, innovative environment that rewards technical ownership and excellence.<\/p>\n<p>Pay: $180,000.00 &#8211; $200,000.00 per year<\/p>\n<p>Lugar de trabajo: En persona<br \/>\u00a0<br \/>\u00a0<br \/>\u00a0<br \/>\u00a0<\/p>","protected":false},"author":10,"featured_media":0,"template":"","meta":{"_bbp_topic_count":0,"_bbp_reply_count":0,"_bbp_total_topic_count":0,"_bbp_total_reply_count":0,"_bbp_voice_count":0,"_bbp_anonymous_reply_count":0,"_bbp_topic_count_hidden":0,"_bbp_reply_count_hidden":0,"_bbp_forum_subforum_count":0,"pmpro_default_level":"","_promoted":"","_job_location":"Indiana, United States","_application":"https:\/\/www.simplyhired.com\/job\/9RfhGXMM7aQ5GjYJQq8Gvkp8u75xONeyWOQ71VprL1lgCVcnVZe5bw","_company_website":"","_company_tagline":"","_company_twitter":"","_company_video":"","_filled":0,"_featured":0,"_remote_position":0,"_job_salary":"","_job_salary_currency":"","_job_salary_unit":"","_joinchat":[]},"job-types":[398],"class_list":{"0":"post-13418","1":"job_listing","2":"type-job_listing","3":"status-publish","4":"hentry","5":"pmpro-has-access","7":"job-type-h1-b"},"_links":{"self":[{"href":"https:\/\/kick-start.us\/es\/wp-json\/wp\/v2\/job-listings\/13418","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/kick-start.us\/es\/wp-json\/wp\/v2\/job-listings"}],"about":[{"href":"https:\/\/kick-start.us\/es\/wp-json\/wp\/v2\/types\/job_listing"}],"author":[{"embeddable":true,"href":"https:\/\/kick-start.us\/es\/wp-json\/wp\/v2\/users\/10"}],"wp:attachment":[{"href":"https:\/\/kick-start.us\/es\/wp-json\/wp\/v2\/media?parent=13418"}],"wp:term":[{"taxonomy":"job_listing_type","embeddable":true,"href":"https:\/\/kick-start.us\/es\/wp-json\/wp\/v2\/job-types?post=13418"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}